[1]
Supriya B K, Arunraja A, Bremiga Gopalan Gandhimathi, S Sheeba Rani, N Sudhakar Reddy, and Deepali Rani Sahoo, “DFT Aware Test Architecture for Communication ICs: ATPG- Based Fault Detection on Lower Technology Node”, Journal of VLSI Circuits and Systems, vol. 7, no. 1, pp. 106–117, Jul. 2025.