Sirisha Mallaiah and M Vinodhini, “An Efficient Error Resilient Ternary Content Addressable Memory Architecture”, Journal of VLSI Circuits and Systems, vol. 8, no. 1, pp. 1–8, Feb. 2026.