S. Birla, Neha Singh, Jeevani G.S.N, R. Kumawat, and A. Srinivasulu, “Unified Multimodal 64-Bit Arithmetic Logic Unit for High-Performance Computing Architectures”, Journal of VLSI Circuits and Systems, vol. 7, no. 2, pp. 1–8, Nov. 2025.