[1]
Tri-Duc Ta, T.-P. N. Nguyen, and Q.-T. T. Tran, “Implementation of an Efficient RISC-V Processor Featuring a Novel Gshare Branch Prediction Technique”, Journal of VLSI Circuits and Systems, vol. 7, no. 2, pp. 68–76, Jan. 2026.