BRAHMAIAH BATTULA, PUTTA VIJAYA LAKSHMI, SANDINENI LAKSHMI NAVYA SRI, SUNANDA KARPURAPU, and SIKHAKOLLI DURGA SRI SRAVYA, “Design a Low Power and High-Speed Parity Checker using Exclusive–or Gates”, Journal of VLSI Circuits and Systems, vol. 3, no. 2, pp. 48–53, Oct. 2021.