Vallabhuni Vijay, “Design of Unbalanced Ternary Logic Gates and Arithmetic Circuits”, JVCS, vol. 4, no. 01, pp. 20–26, Mar. 2022.