P. C and R.V.S. Satyanarayana, “Design and FPGA Realization of Energy Efficient Reversible Full Adder for Digital Computing Applications”, Journal of VLSI Circuits and Systems, vol. 6, no. 1, pp. 7–18, Dec. 2023.