G, R., V. D, and A. M. “Development of Synthesizable Filter-Centric Loop Filter Design for ADPLL Architecture in SoC”. Journal of VLSI Circuits and Systems, vol. 6, no. 2, June 2024, pp. 1-13, https://vlsijournal.com/index.php/vlsi/article/view/110.