ch, P., C. Padma, R. Kiran Kumar, T. Suguna, and C. Nalini. “Design of a 64-Bit SQRT-CSLA With Reduced Area and High-Speed Applications in Low Power VLSI Circuits”. Journal of VLSI Circuits and Systems, vol. 7, no. 1, Mar. 2025, pp. 40-45, doi:10.31838/jvcs/07.01.06.