Anas A. Salameh, and Kho Mei Ye. “Design and Optimization of Coarse-Grained Reconfigurable Array (CGRA) Architecture for Efficient Processing-in-Memory (PIM) Systems”. Journal of VLSI Circuits and Systems, vol. 7, no. 1, Jan. 2025, pp. 11-18, doi:10.31838/jvcs/07.01.02.