U. G. Patil, Prabodh Jagtap, Kedar Adake, Sanika Dhanbhar, and Ajay Paithane. “Efficient VLSI Architecture Integrating Vedic Mathematics for Square Computation”. Journal of VLSI Circuits and Systems, vol. 7, no. 1, Apr. 2025, pp. 66-74, doi:10.31838/jvcs/07.01.09.