Kumawat, R., T. Dua, N. Singh, J. Sharma, and A. Srinivasulu. “High Speed Energy Efficient Latch Architectures for Sequential Circuit Design”. Journal of VLSI Circuits and Systems, vol. 7, no. 1, Mar. 2025, pp. 56-65, doi:10.31838/jvcs/07.01.08.