Sirisha Mallaiah, and M Vinodhini. “An Efficient Error Resilient Ternary Content Addressable Memory Architecture”. Journal of VLSI Circuits and Systems, vol. 8, no. 1, Feb. 2026, pp. 1-8, doi:10.31838/JCVS/08.01.01.