Birla, S., Neha Singh, Jeevani G.S.N, R. Kumawat, and A. Srinivasulu. “Unified Multimodal 64-Bit Arithmetic Logic Unit for High-Performance Computing Architectures”. Journal of VLSI Circuits and Systems, vol. 7, no. 2, Nov. 2025, pp. 1-8, doi:10.31838/JCVS/07.02.01.