Mohamed Arshath. “Detection Of Soft Errors in Clock Synthesizers and Latency Reduction Throgh Voltage Scaling Mechanism”. Journal of VLSI Circuits and Systems, vol. 6, no. 1, Dec. 2023, pp. 43-50, doi:10.31838/jvcs/06.01.07.