G, Ravikumar, Venkatareddy D, and Asharani M. “Development of Synthesizable Filter-Centric Loop Filter Design for ADPLL Architecture in SoC”. Journal of VLSI Circuits and Systems 6, no. 2 (June 28, 2024): 1–13. Accessed September 28, 2024. https://vlsijournal.com/index.php/vlsi/article/view/110.