Anas A. Salameh, and Kho Mei Ye. “Design and Optimization of Coarse-Grained Reconfigurable Array (CGRA) Architecture for Efficient Processing-in-Memory (PIM) Systems”. Journal of VLSI Circuits and Systems 7, no. 1 (January 20, 2025): 11–18. Accessed January 22, 2025. https://vlsijournal.com/index.php/vlsi/article/view/147.