Sirisha Mallaiah, and M Vinodhini. “An Efficient Error Resilient Ternary Content Addressable Memory Architecture”. Journal of VLSI Circuits and Systems 8, no. 1 (February 26, 2026): 1–8. Accessed February 27, 2026. https://vlsijournal.com/index.php/vlsi/article/view/245.