Birla, Shilpi, Neha Singh, Jeevani G.S.N, Renu Kumawat, and Avireni Srinivasulu. “Unified Multimodal 64-Bit Arithmetic Logic Unit for High-Performance Computing Architectures”. Journal of VLSI Circuits and Systems 7, no. 2 (November 5, 2025): 1–8. Accessed January 9, 2026. https://vlsijournal.com/index.php/vlsi/article/view/252.