KOTHA GAYATHRI DEVI, KOTTAPALLI TEJASREE, MERUGUMALA KEZIA SWARNA SRI, and MOPIDEVI PRAVALLIKA. “Energy Reduction of D-Flipflop Using 130nm CMOS Technology”. Journal of VLSI Circuits and Systems 3, no. 2 (October 5, 2021): 34–41. Accessed September 19, 2024. https://vlsijournal.com/index.php/vlsi/article/view/32.