BRAHMAIAH BATTULA, PUTTA VIJAYA LAKSHMI, SANDINENI LAKSHMI NAVYA SRI, SUNANDA KARPURAPU, and SIKHAKOLLI DURGA SRI SRAVYA. “Design a Low Power and High-Speed Parity Checker Using Exclusive–or Gates”. Journal of VLSI Circuits and Systems 3, no. 2 (October 5, 2021): 48–53. Accessed September 19, 2024. https://vlsijournal.com/index.php/vlsi/article/view/34.