J. Sravana, K.S. Indrani, Mohammad khadir, M. Saranya, P. Sai Kiran, C. Reshma, and Vallabhuni Vijay. “Realısatıon of Performance Optımısed 32-Bıt Vedıc Multıplıer”. Journal of VLSI Circuits and Systems 4, no. 2 (March 10, 2022): 14–21. Accessed October 16, 2024. https://vlsijournal.com/index.php/vlsi/article/view/44.