Mohamed Arshath. “Detection Of Soft Errors in Clock Synthesizers and Latency Reduction Throgh Voltage Scaling Mechanism”. Journal of VLSI Circuits and Systems 6, no. 1 (December 5, 2023): 43–50. Accessed December 22, 2024. https://vlsijournal.com/index.php/vlsi/article/view/89.