G R, D V, M A. Development of Synthesizable Filter-Centric Loop Filter Design for ADPLL Architecture in SoC. Journal of VLSI Circuits and Systems [Internet]. 2024 Jun. 28 [cited 2024 Sep. 28];6(2):1-13. Available from: https://vlsijournal.com/index.php/vlsi/article/view/110