ch P, C. Padma, R. Kiran Kumar, T. Suguna, C. Nalini. Design of a 64-bit SQRT-CSLA with Reduced Area and High-Speed Applications in Low Power VLSI Circuits. Journal of VLSI Circuits and Systems [Internet]. 2025 Mar. 12 [cited 2025 Apr. 3];7(1):40-5. Available from: https://vlsijournal.com/index.php/vlsi/article/view/112