Anas A. Salameh, Kho Mei Ye. Design and Optimization of Coarse-Grained Reconfigurable Array (CGRA) Architecture for Efficient Processing-in-Memory (PIM) Systems. Journal of VLSI Circuits and Systems [Internet]. 2025 Jan. 20 [cited 2025 Jan. 22];7(1):11-8. Available from: https://vlsijournal.com/index.php/vlsi/article/view/147