U. G. Patil, Prabodh Jagtap, Kedar Adake, Sanika Dhanbhar, Ajay Paithane. Efficient VLSI Architecture Integrating Vedic Mathematics for Square Computation. Journal of VLSI Circuits and Systems [Internet]. 2025 Apr. 9 [cited 2025 Jul. 8];7(1):66-74. Available from: https://vlsijournal.com/index.php/vlsi/article/view/157