Kumawat R, Dua T, Singh N, Sharma J, Srinivasulu A. High Speed Energy Efficient Latch Architectures for Sequential Circuit Design. Journal of VLSI Circuits and Systems [Internet]. 2025 Mar. 22 [cited 2025 Apr. 3];7(1):56-65. Available from: https://vlsijournal.com/index.php/vlsi/article/view/171