Sirisha Mallaiah, M Vinodhini. An Efficient Error Resilient Ternary Content Addressable Memory Architecture. Journal of VLSI Circuits and Systems [Internet]. 2026 Feb. 26 [cited 2026 Feb. 27];8(1):1-8. Available from: https://vlsijournal.com/index.php/vlsi/article/view/245