Birla S, Neha Singh, Jeevani G.S.N, Kumawat R, Srinivasulu A. Unified Multimodal 64-Bit Arithmetic Logic Unit for High-Performance Computing Architectures. Journal of VLSI Circuits and Systems [Internet]. 2025 Nov. 5 [cited 2026 Jan. 9];7(2):1-8. Available from: https://vlsijournal.com/index.php/vlsi/article/view/252