Tri-Duc Ta, Nguyen T-PN, Tran Q-TT. Implementation of an Efficient RISC-V Processor Featuring a Novel Gshare Branch Prediction Technique. Journal of VLSI Circuits and Systems [Internet]. 2026 Jan. 23 [cited 2026 Jan. 27];7(2):68-76. Available from: https://vlsijournal.com/index.php/vlsi/article/view/259