KOTHA GAYATHRI DEVI, KOTTAPALLI TEJASREE, MERUGUMALA KEZIA SWARNA SRI, MOPIDEVI PRAVALLIKA. Energy Reduction of D-Flipflop Using 130nm CMOS Technology. Journal of VLSI Circuits and Systems [Internet]. 2021 Oct. 5 [cited 2024 Sep. 19];3(2):34-41. Available from: https://vlsijournal.com/index.php/vlsi/article/view/32