J. Sravana, K.S. Indrani, Mohammad khadir, M. Saranya, P. Sai Kiran, C. Reshma, Vallabhuni Vijay. Realısatıon of Performance Optımısed 32-Bıt Vedıc Multıplıer. Journal of VLSI Circuits and Systems [Internet]. 2022 Mar. 10 [cited 2024 Oct. 16];4(2):14-21. Available from: https://vlsijournal.com/index.php/vlsi/article/view/44