Mohamed Arshath. Detection Of Soft Errors in Clock Synthesizers and Latency Reduction Throgh Voltage Scaling Mechanism. Journal of VLSI Circuits and Systems [Internet]. 2023 Dec. 5 [cited 2025 Apr. 6];6(1):43-50. Available from: https://vlsijournal.com/index.php/vlsi/article/view/89