Return to Article Details Design of Unbalanced Ternary Logic Gates and Arithmetic Circuits Download Download PDF