View of Desing of VLSI Architecture for a flexible testbed of Artificial Neural Network for training and testing on FPGA

Return to Article Details Desing of VLSI Architecture for a flexible testbed of Artificial Neural Network for training and testing on FPGA Download Download PDF