View of Energy Reduction of D-Flipflop Using 130nm CMOS Technology

Return to Article Details Energy Reduction of D-Flipflop Using 130nm CMOS Technology Download Download PDF