View of Design and FPGA Realization of Energy Efficient Reversible Full Adder for Digital Computing Applications

Return to Article Details Design and FPGA Realization of Energy Efficient Reversible Full Adder for Digital Computing Applications Download Download PDF